





Gestion interface universelle et mémoire





CONVERTISSEUR D/A 4 bits

VERSION = 1



IH 5010



1 100 ns

2 ns

temps à 10%





schéma Version 1 a

29/2/75

$$R_1 = 2,7K \quad C_1 = 25pF$$

$$R_6 = 3,3K$$

$$R_2 = 4,7K \quad C_2 =$$

$$R_7 = 12\Omega$$

$$R_3 = 10K \quad C_3 =$$

$$R_8 = 10K$$

$$R_4 = 22K \quad C_4 =$$

$$C_6 = 10nF$$

$$R_5 = 39K \quad C_5 =$$

$$C_7 = 100nF$$

$$\pm U_A = 9V$$

$$U_{ref} = 4,5V$$

$C_1 = 15pF$ $T_d \rightarrow 370ns$ et dépassement plus grands



Pour $\pm U_A = 13,5$ t_m diminue de $\approx 60ns$ et t_d reste stable

CONVERTISSEUR 4 BITS


VERSION 4

Réseau $R/2R$

20/5/75




20ns




$t_m = 52ns$

$t_d = 52ns$




SIGNAUX TV COULEUR TYPE 6.01

24/5/75



2V - 20MS


signal 3^e chaine couleur
point testé: sortie
détection broche ⑨
du relais RS1 chassis B
synchro ext. V11 ⑥ (anode)



50V - 20MS


signal 3^e chaine couleur mire
point testé:
séparatrice V9 ⑦ anode
synchro interne

Remarque: on voit le début
d'une trame avec des impulsions
 $\frac{1}{2}$ lignes




50V - 20MS

idem mais ici synchro sur
les impulsion lignes





2^e registre se chargeant





DETAIL DES SIGNAUX DE SYNCHRONISATION DE TRAME

Entrelacement



1^{er} Trame | 2^{eme} Trame

2^{eme} Trame | 1^{er} Trame



numérotation $\frac{H}{2}$

